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Three distinct levels can be distinguished in the design of digital 
systems: architecture, implementation a d realization. Descrip- 
tion methods are available at each level assuming that at the 
realization level components uch as nands and nors are used. 
The introduction of programmable components, such as micro- 
processors and programmable input/output chips, which now 
form the basis elements at the realization level, forces to recon- 
sider these description methods. 
This article presents new aspects tO include these newer 
components in the classical description methods. 
Keywords: Design method, model of a generalized chip struc- 
ture, programmable component, formal description, APL. 
1. Introduction 
The development of microcomputer systems 
brought he concept of distributed intelligence, in
which peripheral chips have a dominating role. A 
formal design method for digital systems in which 
microprocessors are used does not exist, although 
microprocessors are used in many applications. 
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Fig. 1. Levels of Description in Designing Digital Circuits. 
The system specification is the point to start with 
and the actual digital circuit is the point to end 
with in the design of digital systems. This is given 
in Fig. 1. At one end the system specification can 
be seen and at the other end the digital circuit. The 
design method should bridge the gap between the 
two ends in such a way that all the steps, in going 
from the system specification to the digital circuit, 
can be controlled and verified. An intermediate le-
vel can be defined, called the level of functions. 
In the classical way nands and nors are used as 
the basic components of the digital circuit. At the 
intermediate level, functions uch as adders, com- 
parators and registers can be considered. They per- 
form a fixed and well defined function. A design 
method exists in our group for the digital systems 
built with these components [1]. 
For example, asystem specification for multipli- 
cation can be transformed toa sequence of additi- 
ons. Addition, in turn, can be transformed toa se- 
quence of logical operations such as 'and', 'or' and 
'not'. The datapath will perform these operations. 
The control is the sequencing of the datapath. It is 
usually microprogramming or hard-wired. 
The system specification can be translated into 
functions and subsequently the functions can be 
translated into the actual hardware. The program- 
ming language APL is used as a description and si- 
mulation language for the design method. 
However, components such as microprocessors, 
programmable input/output chips and universal 
synchronous/asynchronous receiver transmitter 
chips are used nowadays as the components of the 
digital circuit. The classical design method can not 
be used for these components, ince they are in es- 
sence programmable, so that they do not have a 
fixed function. 
The main issue of our research project is to 
develop a design method for digital systems in 
which programmable components are used. The 
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view at the dig!tal circuit is that all kinds of chips 
interact with each other. Our key issue is: "try to 
abstract functions from the hardware". We started 
at the low end since most knowledge is available 
there. 
In analogy with the classical method functions 
are abstracted from the hardware. A tool to raise 
the level of description, from the digital circuit to 
the level of functions, is the model of a generalized 
chip structure. It is desirable to have the level of 
description of the design method as high as possi- 
ble. In the design of (micro)computer systems the 
levels of architecture, implementation a d realiza- 
tion can be distinguished. It is necessary to get out 
of the specific implementation a d realization do- 
mains, in order to obtain a high level of descripti- 
on. For each component an abstract function can 
be given. A preliminary model of a generalized 
chip structure is defined which enables to raise the 
level description. 
ter a command has been given. The internal pro- 
gram controls the operations in the internal struc- 
ture. 
2.2. The Central Processing Unit Side 
At the central processing unit side three buses can 
be considered: the address bus, the data bus and 
the control bus. All these buses are bi-directional. 
The address bus selects: buffers, commands, ta- 
tus or internal memory. 
The data bus transfers data to or from the IN 
buffers. The data is called internal data, meaning 
internal to the computer system. 
The communication at the central processing 
unit side is controlled by the signals WRITE and 
READ. The RESET signal forces the chip into an 
initial state. 
2.3. The Device Side 
2. A Model of a Generalized Chip Structure 
A general chip structure isshown in Fig. 2. Functi- 
onally the general chip structure consists of the in- 
ternal structure, which has a processing and con- 
trolling function, the communication at the so cal- 
led central processing unit side and the communi- 
cation at the so called device side. Further some 
additional connections are necessary for power 
and clock resources. 
2.1. The Internal Structure 
The internal structure consists of IN and OUT buf- 
fers connected to the operations unit. Operations 
performed on the IN/OUT buffers are controlled 
by the internal programs. The internal programs 
interpret the commands and take care of the data- 
flow in the buffers and operations unit. Status in- 
formation is reflected in status registers as a result 
of the command executed. 
The result of the actions will be put into the IN 
or OUT buffers. Each individual operation defines 
the source and destination of operands. 
The internal programs are stored in the memory 
on the chip. Internal programs can be executed af- 
The device side contains an external data bus 
which can be controlled by a handshake procedu- 
re. So handshake signals are needed. External data 
on the external data bus can be exchanged between 
the peripheral chip and the peripheral device. The 
handshake signals VALID and ACCEPTED are 
applied to EXTERNAL DATA IN and to EXTER- 
NAL DATA OUT. For external data to be trans- 
ferred to the peripheral chip the EXTERNAL DA- 
TA IN VALID signal indicates the availability of 
data at the peripheral device. Data will then be 
transferred via the external data bus. Receipt of 
data is confirmed by an EXTERNAL DATA IN 
ACCEPTED signal. The procedure for external 
data to be transmitted to the peripheral device is 
analogous. 
2.4. General Connections 
The CHIP SELECT and CHIP ENABLE signals 
allow the chip to communicate at the central pro- 
cessing unit side and the peripheral device side. Da- 
ta can be directly transferred through the chip 
from the central processing unit to the peripheral 
device, when these signals are both valid. 
The power supply voltage is usually + 5 Volts. 
Other power supply voltages are possible. The 
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Fig. 2. A Model of a Generalized Chip Structure. 
clock is a device which synchronizes the system dri- 
ven. 
3. Correctness of the Model 
A model of a generalized chip structure is presen- 
ted. The model .presents the scheme of abstract 
function we want. The operation performed on the 
operands gives the abstract function. 
Related to the classical design concept, mentio- 
ned in the introduction, the equipment to perform 
an operation consists of the buffers and operations 
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unit while the control of the equipment is carried 
out by the internal programs (datapath and con- 
trol). 
The design method allows to translate the user 
specification into functions, and to translate func- 
tions into hardware. The model forms the environ- 
ment to do this. 
To consider the correctness of the model the 
functional operation of the Intel 8255, a peripheral 
chip for parallel input/output operations, is pro- 
jected on the model. 
Because the informal manufacturers description 
[3,4] of the component is ambiguous and incom- 
plete a formal description is necessary. Therefore 
the programming language APLDL, an APL De- 
sign Language, is used [2]. This is standard APL 
extended with control structures. For additional 
information measurements at the chip in real acti- 
on are done. The description in APLDL is executa- 
ble so the functional operation of the Intel 8255 
can be simulated. 
An example of the description is given in Fig. 3. 
The program OPERATIONMODE presents the 
basic operation of the Intel 8255, according to the 
control signals RESET and CHIP SELECT and 
the variable ADDRESS. 
The signal RESET is normally used in the 
systems power-on situation, to force the chip into 
an intial state. The control signal CHIP SELECT 
being valid selects the chip for operation. Accor- 
ding to the variable ADDRESS, port A, port B, 
port C or the CONTROL WORD REGISTER is 
addressed. 
The chip is not selected if both the signals RE- 
SET and CHIP SELECT are not valid. 
The projection of the Intel 8255 on the model of 
a generalized chip structure results in the function 
that the chip just transfers data. The detailed pro- 
jection is given in [5]. 
In the near future the same will be done for a 
universal synchronous/asynchronous receiver 
transmitter and a programmable interval timer. 
Although this must be done yet it can be stated that 
the model of a generalized chip structure presents a 
powerful tool to raise the level of description 
which is necessary to develop a design method for 
digital circuits in which microprocessors are used. 
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OPERATIONMODE 
R BASIC OPERATION OF THE PROGRAMMABLE 
PERIPHERAL INTERFACE CHIP 
+IF RESET 
THEN: DORESET 
÷ENDIF 
ELSE:÷IF1 CHIPSELECT 
THEN1 : 
*CASE ADDRESS 
PORT A ADDRESSED 
CO:PORTAINPUTOUTPUT 
÷ENDCASE 
PORT B ADDRESSED 
C1 :PORTBINPUTOUTPUT 
i 
÷ENDCASE 
R PORT C ADDRESSED 
C2 : PORTCINPUTOUTPUT 
÷ENDCASE 
CONTROL WORD REGISTER ADDRESSED 
C3 : L OA DCONTRO L WORD 
"ENDCASE :
ENDIFI: 
ENDIE: 
OUT÷ADDRESS 
OUT÷2IA1,AO 
R PROGRAM 1 BASIC OPERATION OF THE INTEL 8255. 
DORESET 
PORTS IN HIGH IMPEDANCE STATE 
PA OPA 7÷PORTA +8p2 
PB OPB7+PORTB+8 p 2 
PCOPC7+PORTC+8 O 2
CONTROL WORD REGISTER CLEARED 
CWREG+800 
A RESET OF ALL MASK FLIP-FLOPS 
INTEA ~-0 
INTEB÷O 
INTEI~-O 
INTE2÷O 
PROGRAM 2 RESET THE CHIP. 
Fig. 3. An Example of the Formal APL Description. 
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